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ABSTRACT
Low-temperature formation of Ge thin-film transistors (TFTs) on insulators has been widely investigated to improve the performance of Si
large-scale integrated circuits and mobile terminals. Here, we studied the relationship between the electrical properties of polycrystalline Ge
and its TFT performance using high-mobility Ge formed on glass using our recently developed solid-phase crystallization technique. The
field-effect mobility lFE and on/off currents of the accumulation-mode TFTs directly reflected the Hall hole mobility lHall, hole concentra-
tion, and film thickness of Ge. By thinning the 100-nm thick Ge layer with a large grain size (3.7lm), we achieved a high lHall (190 cm
2/Vs)
in a 55-nm thick film that was almost thin enough to fully deplete the channel. The TFT using this Ge layer exhibited both high lFE
(170 cm2/Vs) and on/off current ratios (102). This is the highest lFE among low-temperature (<500 C) polycrystalline Ge TFTs without
minimizing the channel region (<1lm).
Published under license by AIP Publishing. https://doi.org/10.1063/1.5093952
Ge has attracted attention as the most promising candidate
for post-Si materials because it has a higher carrier mobility than Si
and is compatible with the conventional Si process. Ge metal-
oxide-semiconductor field-effect transistor (MOSFET) mobilities have
exceeded those of Si-MOSFETs because of the development of device
technologies including gate stacks.1–6 However, leakage current in bulk
Ge is inevitable because of the narrow bandgap (0.66 eV). Ge-on-insula-
tor (GOI) technology is the most promising solution. High quality GOI
structures have been obtained by mechanical transfer,7–9 oxidation-
induced condensation,5,10 rapid-melting growth,11–14 and lamp anneal-
ing.15,16 The GOI structure formed by these methods effectively
suppresses the leakage current and improves the device performance of
Ge-MOSFETs. These results demonstrate the potential of Ge transistors;
however, their application is limited because these methods require a
single-crystal wafer or high temperature process (>500 C).
Research on low-temperature synthesis of polycrystalline Ge
(poly-Ge) thin films on insulators has been conducted for decades.
This enables monolithic integration of high-performance Ge thin-film
transistors (TFTs) into Si-large-scale integrated circuits (LSIs) and flat
panel displays. Ge-TFTs have been established using poly-Ge formed
by solid-phase crystallization (SPC),17–20 laser annealing,21 seed layer
technique,22 and metal-induced crystallization.23–27 Poly-Ge generally
has a high hole concentration p because of defect-induced acceptors
and low Hall effect hole mobility lHall due to grain boundary
scattering.18,28 Although the miniaturization of the channel region
(<1lm) and the multigate structure have successfully reduced the
leakage current and improved MOSFET mobility, the crystallinity of
poly-Ge is insufficient to overcome the performance of Ge-TFTs over
Si-MOSFETs. To improve the performance of Ge-TFTs, it is essential
not only to enhance the crystallinity of poly-Ge but also to compre-
hensively study the relationship between its electrical properties and
TFT characteristics.
SPC progresses in two steps: nucleation and subsequent lateral
growth. Because the grain size is determined by the balance between
the nucleation frequency and the lateral growth rate, there is a possibil-
ity of enlarging the grain size by devising growth conditions.18 We
recently found that the densification of the amorphous Ge (a-Ge) pre-
cursor significantly enlarged the grain size of poly-Ge due to lateral
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growth promotion in SPC.29 Moreover, the precursor densification
reduced the trap-state density (4.4 1011 cm2) and energy barrier
height (6.4meV) of the grain boundary, resulting in a lHall of
340 cm2/Vs.29 Additionally, lHall was updated to 620 cm
2/Vs by thick-
ening a-Ge, postannealing at 500 C, and inserting GeO2 under-
layer.30,31 This lHall is the highest ever recorded for a thin film directly
grown on an insulator at temperatures below 900 C. In the present
study, we fabricate poly-Ge TFTs using SPC-Ge and discuss the rela-
tionship between the film properties (thickness, lHall, and p) and TFT
characteristics (field-effect mobility: lFE and on/off currents). We
demonstrate the highest lFE among low-temperature (<500 C) poly-
Ge TFTs without minimizing the channel region.
The a-Ge layers were deposited on SiO2 glass substrates using the
Knudsen cell of a molecular beam deposition system (base pressure:
5 107Pa). The initial film thickness of the a-Ge layer, ti, ranged
from 25 to 200nm. The Ge layers were densified by heating the sub-
strate at 125 C during deposition.29 The samples were then loaded
into a conventional tube furnace in an N2 atmosphere and annealed at
450 C for 5 h to induce SPC. Figures 1(a)–1(e) show the crystal orien-
tation maps obtained by electron backscattering diffraction (EBSD).
The EBSD images indicate that the grain size dramatically varies with
ti, while the crystal orientation is almost random for all ti. Figure 1(f)
shows that the highest grain size is obtained at ti ¼ 100nm. This
behavior likely reflects the balance of the precursor density and the
stress in the Ge film. The heating deposition densifies the precursor at
ti > 50nm, while the precursor density remains low at ti  50nm.29,30
For ti > 50nm where the precursor is densified, the grain size
increases due to the lateral growth promotion. Conversely, in SPC,
heterogeneous nucleation occurs at the film surface or substrate inter-
face. The thin films have stress due to the difference in thermal expan-
sion coefficients with the substrates, which retard the nucleation.32
The thicker film makes the surface stress more relaxed and then makes
surface nucleation more likely to occur, resulting in a smaller grain
size. Reflecting the balance, the grain size is maximized at ti¼ 100nm.
We used Hall effect measurements to evaluate the electrical properties
of the SPC-Ge layers. All samples showed p-type conduction because
the defects in Ge provide shallow acceptor levels that generate holes at
room temperature.28 Therefore, larger grain sizes, that is, fewer
grain boundaries, provide lower p, as shown in Figs. 1(f) and 1(g).
Figure 1(g) also shows that lHall peaks at ti ¼ 200nm, whereas the
grain size peaks at ti¼ 100nm. This behavior is likely attributed to the
carrier scattering near the Ge/SiO2 interface.
30 Because the interface
scattering is weaker for the thicker film, ti ¼ 200nm exhibits higher
lHall than ti¼ 100nm.
We fabricated accumulation-mode metal source/drain (S/D)
p-channel TFTs using SPC-Ge with different ti values (Fig. 1). Figure 2
shows the process and structure. First, SPC-Ge on glass was isolated
into a 55-  155-lm2 rectangle using a diluted H2O2 solution.2 Then,
sacrificial oxidation was performed by electron cyclotron resonance
(ECR) plasma oxidation forming GeO2 (1 nm thick). After removing
the sacrificial oxide by wet treatment, photoresist was coated and pat-
terned into S/D shape rectangles on both sides of the isolated Ge
island. Pt and TiN (each 10nm thick) as metal S/Ds were sequentially
deposited using radio-frequency magnetron sputtering and patterned
by removal of photoresist. Postmetallization annealing (PMA) was
performed at 400 C for 30min in N2 to form PtGe/Ge contacts. The
PtGe/Ge contacts have a low hole barrier height and are suitable for
accumulation-mode p-channel Ge-TFTs.33 We used Al/SiO2/Al2O3/
SiO2/GeO2 for the gate stack. GeO2 (3 nm thick) was formed by ECR
plasma oxidation at 130 C and protected with an SiO2 film (2nm
thick). Al2O3 (20 nm thick) was then deposited using atomic layer
FIG. 1. Initial film thickness ti dependence of the grain size and electrical properties
of the SPC-Ge layers. (a)–(e) EBSD images with various ti values (25, 50, 75, 100,
and 200 nm). The colors indicate the crystal orientation, according to the inserted
color key. (f) Average grain size determined by EBSD analyses. (g) Hall hole
mobility lHall and hole concentration p obtained by the Hall effect measurement
with the van der Pauw method as a function of ti.
FIG. 2. Fabrication process flow (left) and schematic and an optical micrograph
(right) of the p-channel SPC-Ge TFTs.
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deposition at 300 C. This Al2O3 film electrically isolates the sidewall
of metal S/D and the gate electrode. To protect Al2O3 during gate elec-
trode patterning, SiO2 (5 nm thick) was deposited by ECR plasma
sputtering at 130 C. Subsequently, postdeposition annealing (PDA)
was performed at 400 C for 30min in N2. As a gate electrode, Al
(200 nm thick) was deposited using vacuum evaporation and pat-
terned by wet etching. A contact hole was opened and an Al electrode
(100nm thick) was deposited using vacuum evaporation and pat-
terned by a lift-off process. Finally, contact annealing was performed
at 300 C for 30min in N2. The channel width and length (W/L) were
55 and 5–15lm, respectively (Fig. 2). Here, all processes including
SPC were conducted below 450 C.
We estimated lFE of the TFTs using the following equation:
lFE ¼ gm
L
W
1
Cox VD
; (1)
where transconductance gm was obtained from the drain current
(ID)-gate voltage (VG) characteristics. The gate oxide capacitance Cox,
determined from the capacitance-voltage characteristics of the MOS
capacitor with the same gate stack fabricated on the bulk Ge substrate,
was 0.20 lF/cm2 corresponding to the equivalent oxide thickness of
17.7 nm. The drain voltage VD was fixed at 0.1V. Figures 3(a)–3(d)
show that the ID–VG and lFE characteristics vary significantly with ti.
Figure 3(e) shows on current Ion, off current Ioff, and on/off current
ratio Ion/Ioff estimated from the ID–VG characteristics. Ion increases
with increasing ti, which reflects lHall [Fig. 1(g)] and exhibits high values
(>104 A) at ti 100nm. Ioff is determined by the relationship between
ti and the maximum depletion layer width dmax, which can be estimated
from p. For example, the dmax of Ge when p¼ 3 1017 cm3 is approx-
imately 54nm, assuming that the dielectric constant and intrinsic carrier
concentration of Ge are 16 and 2.4 1013 cm3 at room temperature,6
respectively. From the relationship between dmax and ti, we found that
the lower ti provides the higher occupation of the depletion layer in the
whole SPC-Ge layer, which decreases Ioff [Fig. 3(e)]. Reflecting Ion and
Ioff, Ion/Ioff reaches the maximum at ti ¼ 50nm. Figure 3(f) shows that
lFE is consistent with the trend of lHall reflecting the properties of SPC-
Ge, while lFE is much lower than lHall. This is likely because not only
carrier scattering at the MOS interface but also large Ioff causes underes-
timation of gm and lFE. To overcome this problem, a-Ge layer compati-
ble with high lHall (corresponding high Ion) and a thin film
(corresponding low Ioff) is desirable.
Considering the aspect ratio of the grain size and film thickness
for ti  50nm, the grain size is constant in the depth direction for
each ti. The influence of the carrier scattering near the Ge/SiO2 inter-
face should be identical at the same thickness. Therefore, for achieving
high lHall with a thin film, we thinned the ti ¼ 100nm sample, which
has the largest grain size [Fig. 1(f)], using chemical-mechanical polish-
ing (CMP). Figure 4(a) shows that p is constant in the depth direction.
According to dmax estimated from p, full depletion in SPC-Ge is
obtained when the thinned film thickness tCMP is below 55nm.
Conversely, lHall decreases significantly for tCMP < 50nm [Fig. 4(b)],
likely reflecting carrier scattering at the Ge/SiO2 interface.
15,30
Therefore, we determined that tCMP ¼ 55nm is almost optimal for
achieving both high lFE and Ion/Ioff. The tCMP ¼ 55 nm sample
showed a smooth surface [Fig. 4(b), root mean square value: 1.3 nm],
and the same grain size as before CMP. This sample was processed
into TFTs by the procedure shown in Fig. 2. Figure 4(c) shows the
typical p-channel transistor operation, i.e., ID increases with increasing
VG. Figure 4(d) shows high Ion/Ioff (10
2) and lFE (170 cm
2/Vs) because
of both the high Ion due to the high lHall and low Ioff due to the thin
thickness (55nm) in SPC-Ge. The current TFT performance is the high-
est among simple poly-Ge TFTs formed on glass and will be further
improved by nanofabrication processes such as miniaturization of the
channel region andmultigate structure. For TFTs fabricated on polycrys-
talline semiconductors, their variability is also important. Specifically, it
is more sensitive in the case of devices with a channel length comparable
to the grain size like this study. The cumulative distribution of measured
lFEs for different channel lengths (5, 10, and 15lm) in the same sub-
strate is shown in Fig. 4(e). The experimental data show a clear increase
in variability as the channel length decreases, which is in good agreement
with the trends reported in Ref. 34 from both the theoretical and experi-
mental viewpoints. Device variability will also be improved by device
design optimization for the corresponding grain size.
In conclusion, we studied the relationship between film proper-
ties (thickness, lHall, and p) and TFT characteristics (lFE and Ion/Ioff)
using high-mobility poly-Ge layers formed on glass by SPC. Thicker ti
enabled higher lFE because of higher lHall, while it enabled larger Ioff,
which led to poor Ion/Ioff. These results indicated that both high lHall
and thin ti are essential to achieve both high lFE and Ion/Ioff. By
thinning a 100-nm thick Ge layer with a large grain size (3.7lm), we
achieved a high lHall (190 cm
2/Vs) at a thin film (55nm) that is almost
FIG. 3. Electrical properties of p-channel SPC-Ge TFTs with various initial film
thickness ti values, where channel length L¼ 10 lm. (a)–(d) ID-VG and field-effect
mobility lFE characteristics at VD ¼ 0.1 V. (e) On current Ion, off current Ioff, and
on/off current ratio Ion/Ioff and (f) lFE and Hall effect mobility lHall as a function of ti.
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thin enough to fully deplete the channel. The TFT using this Ge layer
exhibited high lFE (170 cm
2/Vs) and Ion/Ioff (10
2). The lFE value is the
highest among low-temperature (<500 C) polycrystalline Ge TFTs
without minimizing the channel region (<1lm). The findings in the
present study will contribute to the development of high-performance
poly-Ge-TFTs that exceed Si-MOSFETs and lead to advanced three-
dimensional LSIs and multifunctional mobile terminals.
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FIG. 4. (a) and (b) “In-depth” profiles of electrical properties for SPC-Ge layers for
initial film thickness ti ¼ 100 nm. (a) Hole concentration p and maximum depletion
layer width dmax estimated from p as a function of film thickness tCMP thinned by
using CMP. The dotted line shows the line when the Ge layer is fully depleted. (b)
Hall hole mobility lHall as a function of tCMP. The inset in (b) shows the atomic
force micrograph of SPC-Ge thinned to tCMP ¼ 55 nm with a scan region of
10 10 lm2. (c) ID-VD characteristics and (d) ID-VG characteristics and field-effect
mobility lFE at VD ¼ 0.1 V for the SPC-Ge TFT thinned to tCMP ¼ 55 nm, where
channel length L¼ 10lm. (e) Cumulative distribution of lFE with different L values.
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